AMD EPYC™ Embedded 9004 Series Processors at a glance
- Last 12 months
- 4
- Critical · all time
- 0
- Exploited · all time
- 0
- Public exploit · all time
- 0
Show as table
| Month | Vulnerabilities | Critical |
|---|---|---|
| Nov 2026 | 0 | 0 |
| Oct 2026 | 0 | 0 |
| Sep 2026 | 0 | 0 |
| Aug 2026 | 0 | 0 |
| Jul 2026 | 0 | 0 |
| Jun 2026 | 0 | 0 |
| May 2026 | 0 | 0 |
| Apr 2026 | 2 | 0 |
| Mar 2026 | 0 | 0 |
| Feb 2026 | 2 | 0 |
| Jan 2026 | 0 | 0 |
| Dec 2025 | 0 | 0 |
| Nov 2025 | 0 | 0 |
| Oct 2025 | 0 | 0 |
| Sep 2025 | 4 | 0 |
| Aug 2025 | 0 | 0 |
| Jul 2025 | 2 | 0 |
| Jun 2025 | 0 | 0 |
| May 2025 | 0 | 0 |
| Apr 2025 | 0 | 0 |
| Mar 2025 | 0 | 0 |
| Feb 2025 | 0 | 0 |
| Jan 2025 | 0 | 0 |
| Dec 2024 | 0 | 0 |
10 results · Feed
-
Medium 5.9
A missing lock verification in AMD Secure Processor (ASP) firmware may permit a locally authenticated attacker with adm…
-
Medium 5.6
Insufficient checks of the RMP on host buffer access in IOMMU may allow an attacker with privileges and a compromised h…
-
Medium 4.6
A use after free in the SEV firmware could allow a malicous hypervisor to activate a migrated guest with the SINGLE_SOC…
-
Medium 5.9
Improper input validation in IOMMU could allow a malicious hypervisor to reconfigure IOMMU registers resulting in loss …
-
High 7.5
Improper input validation for DIMM serial presence detect (SPD) metadata could allow an attacker with physical access, …
-
Low 3.2
Improper initialization of CPU cache memory could allow a privileged attacker with hypervisor access to overwrite SEV-S…
-
Medium 5.3
Improper restriction of operations in the IOMMU could allow a malicious hypervisor to access guest private memory resul…
-
Low 3.2
Incomplete cleanup after loading a CPU microcode patch may allow a privileged attacker to degrade the entropy of the RD…
-
Low 3.8
A transient execution vulnerability in some AMD processors may allow a user process to infer the control registers spec…
-
Low 3.8
A transient execution vulnerability in some AMD processors may allow a user process to infer TSC_AUX even when such a r…